REPOSITORY OVERVIEWLive repository statistics
★ 69Stars
⑂ 30Forks
◯ 0Open issues
◉ 69Watchers
60/100
OPENREPOHUB HEALTH SIGNALMixed signals
A transparent discovery signal based on current public GitHub metadata.
Recent activity35% weight
72 Community adoption25% weight
37 Maintenance state20% weight
100 License clarity10% weight
0 Project information10% weight
60 This score does not audit code, security, maintainers, documentation quality, or suitability. Verify the repository and its current documentation before adoption.
ALGORITHMICALLY RELATEDSimilar Open-Source Projects
Selected from shared topics, language and repository description—not editorial ratings.
MIPI CSI-2 Camera Sensor Receiver verilog HDL implementation For any generic FPGA. Tested with IMX219 on Lattice MachXO3LF. 2Gbps UVC Video Stream Over USB 3.0 with Cypress FX3. This is now Legacy Version!
75/100 healthRecently updatedActive repositoryHas homepage
CNo license#camera#csi#csi-2#cypress
⑂ 143 forks◯ 0 issuesUpdated 19 days ago
Project homepage ↗This project contains Verilog designs and a PCB for the implementation of CSI-2 camera interface to HDMI bridge on a Gatemate FPGA from Cologne Chip
51/100 healthActive repository
VerilogNo license
⑂ 1 forks◯ 1 issuesUpdated May 26, 2026