lulinchen /
cnn_open
A hardware implementation of CNN, written by Verilog and synthesized on FPGA
68/100 healthRecently updatedActive repository
CoqNo license#cnn#fpga#lenet#rtl
⑂ 77 forks◯ 3 issuesUpdated 20 days ago
Loading repository data…
Loading repository data…
omarelhedaby / repository
Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database
A transparent discovery signal based on current public GitHub metadata.
This score does not audit code, security, maintainers, documentation quality, or suitability. Verify the repository and its current documentation before adoption.
Implementation of CNN on ZYNQ FPGA to classify handwritten numbers using MNIST database
Network Conv2D->Tanh Activation->AvgPool->Conv2D->Tanh Activation->AvgPool->Conv2D->Tanh Activation->Fully Connected Layer->Relu->Fully Connected Layer->Softmax
Further information regarding architecture and number of LUTS can be found in the Hardware Documentation
Selected from shared topics, language and repository description—not editorial ratings.
lulinchen /
A hardware implementation of CNN, written by Verilog and synthesized on FPGA
68/100 healthsumanth-kalluri /
This is a fully parameterized verilog implementation of computation kernels for accleration of the Inference of Convolutional Neural Networks on FPGAs
57/100 healthakukulanski /
This repository is an excuse to learn about Convolutional Neural Networks by implementing one in FPGA. The main goal is to learn, and to make good use of the tools I enjoy the most for digital design. These include nmigen, cocotb, yosys, icarus verilog, gtkwave.
FPGA Implementation of Image Processing for MNIST Dataset Based on Convolutional Neural Network Algorithm (CNN)
35/100 healthSubhabrataBarik /
NOMA system in Verilog, focusing on modulation classification using CNN models
33/100 healthabhaynagure /
Verilog HDL implementation of a CNN inference engine on FPGA featuring Conv3×3, ReLU, MaxPool, Dense Layer and FPGA synthesis in Vivado.
70/100 health