Loading repository data…
Siddharthc8 / repository
This repository contains a collection of Verilog and SystemVerilog design files, along with their respective testbenches. It also includes UVM (Universal Verification Methodology) testbenches for advanced verification needs.
A transparent discovery signal based on current public GitHub metadata.
This score does not audit code, security, maintainers, documentation quality, or suitability. Verify the repository and its current documentation before adoption.
Welcome to the ASIC Design and Testbench Repository! This repository contains a collection of Verilog and SystemVerilog design files, along with their respective testbenches. It also includes UVM (Universal Verification Methodology) testbenches for advanced verification needs.
The design files are located in the src folder. Their corresponding testbenches are in the sim folder, where each is named tb_ followed by the design name for easy identification.
Selected from shared topics, language and repository description—not editorial ratings.
arhamhashmi01 /
This repository contains the implementation of AXI4-Lite interface protocol on system verilog for FPGA/ASIC communication. Modular codebase with example designs and testbench.
69/100 healthzaun /
This repository contains a RISC-V System-on-Chip (SoC) design files implemented in SystemVerilog
64/100 healthtom-urkin /
This repository contains a SystemVerilog implementation of a parametrized Round Robin arbiter with three instantiation options
MohamedHussein27 /
This Repository contains the verification of a Synchronous FIFO design using SystemVerilog and SystemVerilogAssertions
57/100 healthKULeuven-COSIC /
This repository contains SystemVerilog code of the masked X2X (A2B & B2A) accelerator for lattice-based cryptography.
54/100 healthahegazy /
This repository contains scripts that I create through my digital design course in Verilog, VHDL, SystemVerilog etc..
42/100 health