Loading repository data…
Melesio74-svg / repository
This repository contains a VHDL-based implementation of an SPI communication protocol for a Cyclone V FPGA. The design acts as an SPI master to interface with the ADS7841 ADC, allowing reliable data transmission and reception.
A transparent discovery signal based on current public GitHub metadata.
This score does not audit code, security, maintainers, documentation quality, or suitability. Verify the repository and its current documentation before adoption.
This repository contains a VHDL-based implementation of an SPI communication protocol for a Cyclone V FPGA. The design acts as an SPI master to interface with the ADS7841 ADC, allowing reliable data transmission and reception.
Selected from shared topics, language and repository description—not editorial ratings.
VLSI-EDA /
This repository contains synthesizable examples which use the PoC-Library.
58/100 healtharhamhashmi01 /
This repository contain the implementaton of RV32I 5-Stage-Pipeline-Processor based on RISC-V ISA and designed on Verilog
64/100 healthsarthak268 /
This repository contains all labs done as a part of the Embedded Logic and Design course.
69/100 healthMUDAL /
Custom Altera FPGA designs by Olaoluwa Raji. This repository contains numerous projects that were successfully implemented on an Altera Cyclone IV FPGA using VHDL.
74/100 healthvigneshn0006 /
This repository contains the implementation of a 110 sequence detector using digital logic design concepts. The project demonstrates how to detect a specific binary sequence (110) in a stream of input bits. It can be implemented in hardware description languages like VHDL or Verilog, or simulated in software for educational purposes.
46/100 healtheigenpi /
This repository contains all the needed source files for several examples from Pong Chu's book: "Pong P. Chu, FPGA Prototyping by VHDL Examples: Xilinx Spartan-3 Version, Willey, 2008."
63/100 health