Loading repository data…
eigenpi / repository
This repository contains all the needed source files for several examples from Pong Chu's book: "Pong P. Chu, FPGA Prototyping by VHDL Examples: Xilinx Spartan-3 Version, Willey, 2008."
A transparent discovery signal based on current public GitHub metadata.
This score does not audit code, security, maintainers, documentation quality, or suitability. Verify the repository and its current documentation before adoption.
This repository contains all the needed source files for several examples from Pong Chu's book: [1] Pong P. Chu, FPGA Prototyping by VHDL Examples: Xilinx Spartan-3 Version, Willey, 2008. to be able to verify them on the DE1-SoC FPGA board.
These source files include VHDL + pin assignment files, which are all one needs to use with Intel Quartus II projects to be able to generate the programming files for the FPGA.
Some of the designs were altered to adapt them and make them work on the DE1-SoC board. The original VHDL source files can be found on Prof. Chu's companion webpage for the book: https://academic.csuohio.edu/chu_p/rtl/fpga_vhdl.html
The VHDL files in this repository are changed versions of those. All credit for developing these examples and explaining them in his book, goes to Prof. Chu.
Video demonstrations of all of these examples can be found on my youtube channel: https://www.youtube.com/user/MrCristinela/videos
--- Chapter 3 "Hexadecimal to seven-segment LED display decoder - testing circuit" (video #1) --- Chapter 5 "Edge detection circuit - simple testing circuit with pussh-button" (video #2) --- Chapter 4 "StopWatch - simple testing circuit with push-button" (video #3) --- Chapter 6 "Digital CLock - testing circuit for Binary-to-BCD Converter" (video #4) "Fibonacci Number Generator - testing circuit" (video #5) --- Chapter 7 "UART - testing circuit" (video #6) --- Chapter 13 "Pong game" (video #7)
Selected from shared topics, language and repository description—not editorial ratings.
VLSI-EDA /
This repository contains synthesizable examples which use the PoC-Library.
58/100 healtharhamhashmi01 /
This repository contain the implementaton of RV32I 5-Stage-Pipeline-Processor based on RISC-V ISA and designed on Verilog
64/100 healthsarthak268 /
This repository contains all labs done as a part of the Embedded Logic and Design course.
69/100 healthMUDAL /
Custom Altera FPGA designs by Olaoluwa Raji. This repository contains numerous projects that were successfully implemented on an Altera Cyclone IV FPGA using VHDL.
74/100 healthvigneshn0006 /
This repository contains the implementation of a 110 sequence detector using digital logic design concepts. The project demonstrates how to detect a specific binary sequence (110) in a stream of input bits. It can be implemented in hardware description languages like VHDL or Verilog, or simulated in software for educational purposes.
46/100 healthmanish-9245 /
This repository contains VHDL files of different Digital Designs.
68/100 health