OpenRepoFinder

Search Categories Trending Collections Guides About

Loading repository data…

OpenRepoFinder

Independent discovery for the open-source ecosystem.

Guides Advertise About Privacy Terms Disclaimer Contact

VLSI-Lab-Final-Year-Undergraduate- GitHub Details, Stars and Alternatives | OpenRepoFinder

Home / Repositories / sagniknitr/VLSI-Lab-Final-Year-Undergraduate-

sagniknitr / repository

VLSI-Lab-Final-Year-Undergraduate-

This respositort contains all vhdl codes and simulations of final year vlsi lab of NIT Rourkela

#vhdl#vlsi#vlsi-design

View Repository on GitHub ↗

REPOSITORY OVERVIEW

Live repository statistics

★ 4Stars

⑂ 1Forks

◯ 0Open issues

◉ 4Watchers

32/100

OPENREPOHUB HEALTH SIGNAL

Limited signals

A transparent discovery signal based on current public GitHub metadata.

Recent activity35% weight

Community adoption25% weight

Maintenance state20% weight

100

License clarity10% weight

Project information10% weight

This score does not audit code, security, maintainers, documentation quality, or suitability. Verify the repository and its current documentation before adoption.

README preview

VLSI-Lab-Final-Year-Undergraduate-

This respository contains all vhdl codes and simulations of final year vlsi lab of NIT Rourkela

Project metadata

Language: VHDL

License: Not specified

Default branch: master

Created: 11/15/2016

Updated: 6/10/2024

Status: Active

Repository type: Original

Owner profile ↗