Loading repository data…
mohamedazizbelhouchet / repository
This project aims to implement a pipelined processor based on the RISC-V instruction set architecture (ISA) using Vivado and Verilog. The RISC-V ISA is a free and open standard ISA designed for all types of computing devices, from embedded systems to supercomputers
This project focuses on the implementation of a pipelined processor based on the RISC-V instruction set architecture (ISA) using Vivado and Verilog. The RISC-V ISA is a free and open standard ISA designed for various computing devices.
In this project, we are implementing a pipelined 32-bit RISC-V ISA-based processor in Verilog. The circuit below illustrates the sub-modules used and their interactions:
The pipelined processor is a fundamental component of modern CPUs, enhancing performance by executing multiple instructions simultaneously. This project implements a basic 5-stage pipelined processor for the RISC-V ISA, including stages such as Instruction Fetch (IF), Instruction Decode (ID), Execution (EX), Memory Access (MEM), and Write Back (WB).
The following circuit represents the RTL Analysis circuit as modeled in Vivado.
The processor is designed in Verilog, a hardware description language (HDL), and developed using Vivado, which provides tools for simulation and synthesis. The implementation includes support for a subset of RISC-V instructions, data hazard handling with forwarding and hazard detection mechanisms, and control hazard management with stall mechanisms.
The project includes test benches for simulating the processor and verifying its functionality. Test programs written in assembly language are used to test different aspects of the processor, including data forwarding, hazard detection, and branch prediction.
Future improvements to the project could involve adding support for more RISC-V instructions, implementing branch prediction to enhance performance, and optimizing the design for speed or area efficiency.
By implementing a pipelined processor for the RISC-V ISA, this project provides a practical learning experience in digital design and computer architecture. The project's code can be a valuable resource for individuals interested in studying processor design and implementation. Here's a refined version of your sentence:
For more details, I recommend this book, which can serve as a valuable guide to help you gain a deeper understanding of this project.
Selected from shared topics, language and repository description—not editorial ratings.
This project aims to design an 32-point FFT (Fast Fourier Transform) based DIT (decimation in time) Butterfly Algorithm with multiple clock domains and time-shared design
antonson-j1 /
This project aims at implementing an hardware accelerator peripheral for SHA256 hashing algorithm with AXI4 interfacing with PicoRV32 CPU. The project focuses on multiple implementations of the accelerator with gradual improvements through spatial pre-computation techniques and pipelining. The SHA256 accelerators are implemented using Verilog and synthesized using Yosys Open Synthesis Suite. The optimized designs are then compared with a base-line C implementation in software. Hash functions are used to securely store passwords, to quickly store and retrive data, and also to check if a file/message is corrupted.
This project aims to implement a 32-bit 5-stage pipelined High-performance MIPS-based RISC Core based on Harvard Architecture. The MIPS processor was designed using MIPS ISA (Instruction Set Architecture) and divided into three main modules: datapath unit, control unit, and hazard unit. The processor is tested to run two programs: GCD Calculation of two numbers and Factorial Calculation of a number. Programs are written in MIPS assembly code, then converted to machine code. Verilog HDL language is used on ModelSim Simulation tool to verify the functional simulation of the processor and compare between five-stage pipelined MIPS processor and single-cycle MIPS processor regarding performance analysis. Keywords: Pipelined MIPS Processor, Harvard Architecture, MIPS Assembly, Functional Simulation, Datapath, Hazard Unit.
algosup /
This is a project that aims to make a Frogger like game in Verilog
164adityakumar /
This project aims to design a hardware encryption and decryption scheme for the Data Encryption Standard (DES) algorithm
ketak-singh /
Our project aimed at developing a Real-Time Speech Recognition Engine on an FPGA using Altera DE2 board. The system was designed so as to recognize the word being spoken into the microphone. As large number of accents spoken around the world that this conundrum still remains an active area of research. Speech Recognition finds numerous applications including health care, artificial intelligence, human-computer interaction, Interactive Voice Response Systems, military, avionics, etc. Another most important application resides in helping physically-challenged people to interact with the world in a better way.