Skip to content

OOpenRepoFinder

Search Categories Trending Collections Guides About

Menu

Search Categories Trending Collections Guides About

Loading repository data…

OOpenRepoFinder

Independent discovery for the open-source ecosystem.

Guides Advertise About Privacy Terms Disclaimer Contact

Repository metadata provided by the GitHub API. Not affiliated with GitHub. © 2026 OpenRepoFinder.

SystemVerilogCourse GitHub Details, Stars and Alternatives | OpenRepoFinder

Home / Repositories / mbits-mirafra/SystemVerilogCourse

mbits-mirafra / repository

SystemVerilogCourse

This is a detailed SystemVerilog course

View Repository on GitHub ↗

REPOSITORY OVERVIEW

Live repository statistics

★ 162Stars

⑂ 57Forks

◯ 0Open issues

◉ 162Watchers

README preview

SystemVerilogCourse

This is a detailed SystemVerilog course with the requried labs to experiment

Detailed Documentation

https://github.com/mbits-mirafra/SystemVerilogCourse/wiki

Latest LRM, year 2017

https://github.com/mbits-mirafra/SystemVerilogCourse/blob/production/doc/ieee-standard-for-systemverilog-2017.pdf

Project metadata

Language: SystemVerilog

License: Not specified

Default branch: production

Created: 6/30/2022

Updated: 7/14/2026

Status: Active

Repository type: Original

Owner profile ↗