Loading repository data…
FaresAtef1 / repository
256-bit Advanced Encryption Standard Implemented with Verilog HDL.
A transparent discovery signal based on current public GitHub metadata.
This score does not audit code, security, maintainers, documentation quality, or suitability. Verify the repository and its current documentation before adoption.
Verilog is used to implement modules for the Advanced Encryption Standard (AES), which is a FIPS-approved cryptographic algorithm designed to protect electronic data. AES is a symmetric block cipher capable of both encryption and decryption of information. Through encryption, data is transformed into ciphertext, an unintelligible form, while decryption reverts the ciphertext back into its original plaintext form.
Selected from shared topics, language and repository description—not editorial ratings.
ahmedfathy090 /
This project implements the Advanced Encryption Standard (AES) using Verilog. It supports AES-128, AES-192, and AES-256 bit encryption and decryption, optimized for FPGA implementation.
48/100 health